Superconducting non-volatile memory based on charge trapping and gate-controlled supercurrent
Abstract
Superconducting electronics holds great promise for energy-efficient high-performance and quantum computing, yet no superconducting memory has matched the performance of conventional semiconductor memories - a long-standing bottleneck. Here we demonstrate a voltage-controlled, non-volatile superconducting memory that exploits two previously independent effects: gate-controlled supercurrent (GCS), the gate-voltage-induced suppression of the critical current Ic in a superconducting constriction, and charge trapping in an Al2O3 dielectric. Trapped charges shift the threshold gate voltage required for Ic suppression, defining two stable, well-separated Ic states that can be used to store binary information. We demonstrate reliable non-destructive readout and reversible write/erase cycling over nearly fifty consecutive cycles with the device remaining in the zero-resistance state throughout. Stored information survives thermal cycling well above the superconducting transition temperature Tc, confirming true non-volatility - a capability absent in all existing superconducting memories. We further discuss integration into a NAND architecture and show significant power-dissipation advantages over CMOS charge-trap flash memories.
Turn this paper into a lesson
ArcXiv compiles a structured reading guide from this paper's metadata: plain-English importance, contributions, prerequisite concepts, which sections to read first, flashcards, and a quiz. Grounded in the abstract, never invented.