A Fault-Tolerant Spike-Time Interface for Approximate Agreement in Distributed Neuromorphic Systems
Arman Ferdowsi, Maryam DehghanChenary, Kevin Tierney, Atakan Aral
Abstract
Large neuromorphic systems contain many processing tiles that may replicate a shared control parameter such as a threshold reference. If these copies diverge, identical inputs may be processed under different intended settings. We study how tiles can reduce this disagreement when communication carries only labeled spike times and up to \(f\) sender labels may be Byzantine. A raw event stream cannot supply the one-value-per-sender input required by classical approximate agreement because a faulty sender can remain silent, flood a receiver, or report different times to different receivers. We introduce the Spike-time Interface for Faults, or , which combines paced epochs, sender attribution, per-label admission, bounded timing error, and a silence sentinel. For an affine one-spike code, midpoint decoding attains the exact deterministic minimax error \(ρ=\1/2,ω/L\\), where \(ω\) is the residual timing uncertainty and \(L\) is the usable encoding window. applies the classical mean-subsequence-reduced (MSR) rule to the sender-indexed decoded values. For \(n3f+1\), it guarantees one-step robust validity, the tight noiseless contraction factor \(f/(n-2f)\) under direct updates, an explicit worst-case asymptotic disagreement bound, and finite recovery after transient agreement-state corruption. A closed-form test determines whether a validated timing budget meets a target disagreement. Simulations illustrate the fault threshold, timing dependence, flooding resistance, and recovery. A controlled spiking classifier experiment shows an association between faster control-state alignment and lower prediction disagreement under a finite maintenance budget.
Create a lesson
Related papers
Locus: A Framework for Exploring and Optimizing Point Addition Hardware for Zero-Knowledge Proofs
Gaurav Kuwar, Alhad Daftardar, Jianqiao Mo et al.
Quantifying the Effect of HCLs on a Fixed-Microarchitecture MXFP4 Accelerator
Daniele Passaretti, Sajjad Tamimi, Nicola Dall'Ora
HBFlex: A Flexible Memory System for Bridging Fine-Grained LLM States and Coarse-Grained HBF Parallel Execution
Shuzhang Zhong, Weikai Xu, Yifan Zhou et al.
Automated Instruction Encoding Synthesis for Modern GPU ISA Compression
Mingyuan Ma, Hu He
VeriBugBench: An Empirically Grounded Framework for Constructing Verilog RTL Debugging Benchmarks
Xiankai Meng, Kejian Feng, Xinlin Zhao et al.
Budgeted Express-Mesh: Traffic-Aware Link Placement and Deadlock-Free Adaptive Routing
Li Cao, Jingyuan Ma