Formalizing PARITY Circuit Lower Bounds in Lean
Saint Wesonga
Abstract
We formalize Hastad's PARITY lower bound in Lean using the switching lemma. For every fixed d >= 2, formulas and DAG circuits of computation depth at most d computing PARITY on n inputs require size exp(Omegad(n(1/(d-1)))) for all sufficiently large n. This matches the classical upper bound up to constants in the exponent and implies that PARITY is not in nonuniform AC0. We also construct a polynomial-size, logarithmic-depth bounded-fan-in formula family for PARITY, providing a witness to NC1 is not a subset of AC0 for the formalized models. The Lean source code is available at https://github.com/formalcs/circuit-complexity and is checked with Lean 4.33.1 and mathlib 4.33.1.
Create a lesson
Related papers
Strong NP-Completeness of Unrestricted Balanced Mobiles
Andrei Popa, Alexandru Popa
Constant-Coin Complete-Information Debates for P with Arbitrarily Small Strong Error
M. Utkan Gezer
Finding a Positive Index Nash Equilibrium is PPADS-Complete
Andreas Kontogiannis, Ioannis Panageas, Vasilis Pollatos et al.
Arc Kayles is PSPACE-complete
Édouard Bonnet
A Fixed-Parameter Algorithm for 4-Block Integer Programming
Klaus Jansen, Felix Ohnesorge, Corinna Wambsganz
SC Derandomization for Regular ROBPs and Models Beyond BPL
Kuan Cheng, Ruiyang Wu