CXDVirt: Low Latency Kernel Module Based CXL-SSD Emulation
Hyunsun Chung, Seongho Bong, Hong-Yeon Kim, Youngjae Kim
Abstract
CXL-SSDs promise memory-semantic access to NAND-scale capacity through a small in-device DRAM cache, but scarce hardware makes emulation central to CXL-SSD research. Cylon, a state-of-the-art emulator, runs workloads in a VM, intercepting DRAM misses to inject NAND latency. We show this VM machinery adds over 3μs per miss, exceeding high-performance NAND read latency, while repeated VM exits inflate tail miss latencies several-fold. We present CXDVirt, a kernel-module-based CXL-SSD emulator that removes the VM entirely: the device is exposed through host devdax, hits run natively via the MMU, and a custom page-fault path models NAND latency on misses. CXDVirt preserves CXL-SSDs' bimodal latency profile while reducing per-miss latency 1.4-1.6× (4.1× at P99.9); with eight threads its miss latency only doubles, against 8-9× for Cylon behind QEMU's global lock. CXDVirt stays within 5% of remote DRAM without NAND traffic, where Cylon is 3.1-3.6× slower, and enables configurable eviction and prefetch policy studies.
Create a lesson
Related papers
Tandem Queues with Hybrid Abandonment in Heavy Traffic
Cameron Curtis, Izzy Grosof, Seyed Iravani
Reproducible LLM Inference Benchmarking: A Sequential Isolation Protocol for Regression Testing
Arnold Olympio, Juan Manuel Servera Bondroit, Wael Abdelmalek et al.
LLBPE: Linked-List Based GPU-Parallel BPE Tokenizer
Aditya Kovilur, Varun Chandra Shekar, Ariful Azad
Energy-performance tradeoffs in server farms with batch services and setup times
Thu Le-Anh, Tuan Phung-Duc
PonyTail: Profiling and Improving Service Tail Latency
Roee Wodislawski, Adam Morrison
Execution-Path Qualification and Realized Costs in Speculative Decoding on Consumer Systems
Chengzhan Li