Hardware-Matched Spiking Neural Networks for Real-Time Purkinje Cell Spike Classification
Arooba Farhan, Afsah Syed, Muhammad Fahd Ibrahim Bhatti, Muhammad Areeb Khalid Kidwai, Muhammad Ahsan Salar Khan, Vincenzo Romano, Muhammad Ali Siddiqi
Abstract
Distinguishing Purkinje cell (PC) simple spikes (SSs) from complex spikes (CSs) is key to studying cerebellar function. PC recordings commonly rely on wired headstages, whose tethers restrict natural movement in freely behaving animals. Untethered headstages remove this constraint, but cannot continuously transmit raw recordings within their power budgets, making on-headstage spike classification an attractive form of compression, provided it runs accurately in real time on constrained hardware. This work presents two compact spiking neural networks (SNNs) matched to their target hardware: ConvSNN, which maps to the Matrix Vector Processor (MVP) of an EFM32PG28 microcontroller, and StreamSNN, which processes one waveform value per timestep using learned time constants and fixed synaptic delays for a dedicated SKY130 circuit. Evaluated on cells unseen during training, ConvSNN achieves a CS F1 of 0.873 with 1,018 parameters and StreamSNN 0.837 with 527 parameters, both with eight-bit weights. On the microcontroller, MVP acceleration reduces ConvSNN latency by 62.3\% and extends estimated battery life to 33.73~hours on a 50~mAh battery. In SKY130, StreamSNN occupies 0.173~mm2 and consumes 0.46~μJ per event, with 0.2~ms of computation within an 8.3~ms end-to-end latency.
Create a lesson
Related papers
SLICE-CiM: Selective Layer-wise Inference Control Engine with Confidence-Based Early Exit for SRAM based Digital Compute-in-Memory
Pratham Sharma, Mohd Faisal Khan, Santosh Kumar Vishvakarma
Kernel Performance Engineering under Physical Non-Idealities
Supun Kuruppu, Pranav Dangi, Wei Li et al.
AnalogScout: Simulation-Efficient PVT-Aware Analog Sizing with LLM Agents
Yichen Long, Keren Zhu
p-DCIM: A 28nm Probabilistic SRAM DCIM based Ising Machine for Near-Memory Context Selection in LLM-RAG Pipeline
Madhav Vadlamani, Rahul Singh, Yuyao Kong et al.
Comparative Analysis of Large Load Interconnection Requirements Across U.S. Transmission Entities
Rafi Zahedi, Rahul Anilkumar, Amin Zamani
A State Augmented Approach to Paralle Modeling in High-Level Synthesis
Nicholas Kovacs, Hao Zheng