HyPAIC: Personal AI Computer with High Bandwidth Flash for High Performance Trillion-Parameter LLM Inference
Minho Ha, Myunghyun Rhee, Euiseok Kim, Hoshik Kim
Abstract
LLMs have rapidly expanded from simple chatbots to agentic AI, where models directly use tools to solve complex problems. To improve problem solving, most frontier LLMs adopt an MoE architecture, pushing model sizes into the trillion-parameter regime. While cloud services have dominated large-scale LLM inference, cost and security concerns drive demand for on-premises deployment. Thus, GPU manufacturers have introduced personal AI computers (PAICs). However, existing PAICs with LPDDR-based unified main memory suffer from severe capacity limitations, restricting hostable LLM size on a single device. If most memory holds model weights, little remains for the KV cache, reducing supported context length. In this paper, we propose HyPAIC, a PAIC architecture incorporating HBF to overcome these memory constraints. HyPAIC stores read-only model weights in HBF and mutable runtime data in LPDDR. HBF offers over 10x the capacity of HBM with comparable TB/s-scale bandwidth. HyPAIC addresses HBF's access latency, limited write endurance, and page-level access granularity through prefetching, read-only weight placement, and coarse-grained weight accesses, respectively; power and cooling remain significant implementation challenges. Through simulation-based evaluation, we show that a single HyPAIC improves end-to-end system throughput by up to 1.04x and TDP-normalized throughput by up to 3.59x during 1T-parameter MoE inference versus the aggregate of eight baseline systems without HBF, one HyPAIC thus approaches the raw performance of eight baselines with far superior power efficiency. For small model inference, HyPAIC increases the maximum number of concurrent tasks sustaining at least 50 decode TPS per task by up to 4x, enhancing user experience and productivity. Although HBF specifications are still evolving, this study demonstrates strong architectural synergy between HBF and PAICs.
Create a lesson
Related papers
A Cross-Domain Matrix Engine for Signal Processing and Deep Neural Net Inference
Mehdi Safarpour
In-depth data movement characterization of DNA read mapping algorithms
Berkan Şahin, Ecem İlgün, Klea Zambaku et al.
TinyML Hits the Memory Wall: A Benchmark of Ten Sub-Watt Edge Devices
Pietro Bonazzi, Luigi Capogrosso, Ahmet Celik et al.
PagedMoE: Cross-Precision Expert Caching for Token-Level Dynamic Precision in SSD-Resident MoE Inference
Yutong Lin, Yingdi Shan, Shaoyuan Chen et al.
Memory Admission and Result-Retention Sizing in an RV32IMC FPGA Soft Processor
Yihang Dai, Shuyu Xu, Yinfeng Zhou et al.
Continuous Kinetic Model of Counterion-Mediated Redox Switching in 14-Bit Molecular Memristors for Analog In-Memory Computing
Logan Larsh, Dhiman Biswas, Nazmus Saadat As-Saquib et al.