End-to-End Modeling of a Volatile TiO2 Memristor for Neuromorphic Circuit Simulation
Lukas Endres, Hannes Töpfer, Michaela Blum, Hauke Honig, Peter Schaaf
Abstract
Memristors are promising devices for applications such as non-volatile memory, neuromorphic computing, logic circuits, and analog signal processing. The development of such systems requires accurate simulations based on models that reproduce the electrical behavior of real devices under both continuous and pulsed excitation. This work presents the development of a simulation environment for a volatile TiO2-based memristor. Experimental measurement data are analyzed to verify the memristive behavior of the device and to identify a suitable model. The model parameters are then optimized to match the measured characteristics. The resulting model is implemented in SPICE and validated by comparing simulation results with measurement data. The comparison shows a good agreement between simulation and experiment, demonstrating that the developed model is suitable for reproducing the electrical behavior of the investigated memristor and can be applied in circuit-level simulations, as demonstrated by a leaky integrate-and-fire neuron.
Create a lesson
Related papers
Nanoscale Sr2IrO4 Freestanding Thin-Films for Flexible Electronics
Sujan Shrestha, Matthew Coile, Menglin Zhu et al.
Impact of Chemical Clustering on the Structural, Topological, and Functional Properties of Ba(ZrxTi1-x)O3: An Atomistic Simulation Study
Matias Baldassin, Rodrigo Machado, Marcelo Sepliarsky et al.
Correlations of Spectroscopic and Dielectric Properties of Hafnia-Zirconia Nanoparticles
Yuriy O. Zagorodniy, Eugene A. Eliseev, Petr Jiricek et al.
Face-to-face anneal temperature controls lattice parameter in Ta(C,N) virtual substrates for AlGaN power electronics
Noah Zahn, Julia L. Martin, Michelle A. Smeaton et al.
Scandium diboride: a semi-metallic, lattice, thermally matched substrate for vertical AlGaN power electronics
MVS Chandrashekhar, Daniel Joel Harrison, Ahamed Raihan et al.
III-V antiphase boundaries are not generated by Si or Ge substrate step edges
Charles Cornet, Sreejith Pallikkara Chandrasekharan, Audrey Gilbert et al.