Energy-Efficient Visual Inspection with FFT-Based CNNs and Adaptive Floating-Point Quantization
Lukas Krupp, Marco Groß, Michael Graichen, Kim Ulrich, Norbert Wehn
Abstract
This paper investigates reduced-precision floating-point arithmetic for FFT-based CNN inference on an industrial CPU-FPGA platform. We combine FFT-based convolution with adaptive post-training FP8 quantization and evaluate two FPGA-oriented optimization methods: progressive bias adjustment (PBA) within the FFT and layer-wise exponent-bias selection across the CNN. The methods are implemented in a LeNet-5 accelerator using serial radix-22 SDF FFT modules and evaluated on an industrial fault detection dataset. Results show that weight scaling outperforms PBA, while layer-wise bias optimization increases the accuracy from 80.33% to 84.13% without modifying the datapath width. Compared with CPU-only inference, the FPGA achieves approximately 2.5× higher energy efficiency.
Create a lesson
Related papers
A Resource-Efficient CNN-Based EEG Auditory Attention Decoding ASIC
Qier Ma, Richard George, Stefan Scholze et al.
ODEONN: A Digital ODE Solver Architecture for Oscillatory Neural Networks
Bram F. Haverkort, Aida Todri-Sanial
Experimental Verification of Fast Voltage Droop Correction Circuits
Shreyas Srinivas, Ian W. Jones, Carsten Schulze et al.
Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
Chee Jin Teoh, Ab Al-Hadi Ab Rahman, Johnny Kee Hui Wong et al.
A Thread-Register Decoupled GPU Execution Model for Efficient Tensor Computation
Zihan Liu, Jingwen Leng, Yangjie Zhou et al.
Exact Multistate Reliability and Upgrade Design for Heterogeneous HBM Systems via Threshold-Pruned BAT
Wei-Chang Yeh