Experimental Verification of Fast Voltage Droop Correction Circuits
Shreyas Srinivas, Ian W. Jones, Carsten Schulze, Milos Krstic, Christoph Lenzen
Abstract
Due to the trend towards minimizing guard bands for energy saving purposes, voltage droops are a key limiting factor for the operational frequency of today's VLSI circuits. Adapting clock frequencies dynamically presents the challenge of metastability in the device that detects and stores the existence of voltage droops. We present an implementation of a fast all-digital circuit for adaptive response to droops using the IHP 130 nm process. The description of the design is presented in an accompanying paper. We experimentally validate the functionality of the design on a test chip.
Create a lesson
Related papers
A Resource-Efficient CNN-Based EEG Auditory Attention Decoding ASIC
Qier Ma, Richard George, Stefan Scholze et al.
ODEONN: A Digital ODE Solver Architecture for Oscillatory Neural Networks
Bram F. Haverkort, Aida Todri-Sanial
Energy-Efficient Visual Inspection with FFT-Based CNNs and Adaptive Floating-Point Quantization
Lukas Krupp, Marco Groß, Michael Graichen et al.
Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
Chee Jin Teoh, Ab Al-Hadi Ab Rahman, Johnny Kee Hui Wong et al.
A Thread-Register Decoupled GPU Execution Model for Efficient Tensor Computation
Zihan Liu, Jingwen Leng, Yangjie Zhou et al.
Exact Multistate Reliability and Upgrade Design for Heterogeneous HBM Systems via Threshold-Pruned BAT
Wei-Chang Yeh