Epic: Efficient Programming Paradigm for In-Storage Computing
Yuyue Wang, Zhenyu Zhang, Glenn Reinman, Huaicheng Li
Abstract
In-storage computing (ISC) reduces host--storage data movement by executing computation inside computational storage devices (CSDs). For multi-stage applications, realizing these benefits requires coordinating data placement, I/O--compute overlap, and device-resident state across the workflow, yet existing interfaces lack a unified abstraction for these decisions. We present Epic, an NVMe-based ISC stack that provides this abstraction by capturing data residency and lifetime in the program: location types declare logical residency, dataflow derives lifetimes for intermediate values and operation state within an invocation, and a keep primitive extends selected state across invocations. These semantics expose the complete offloaded workflow as a located, stateful dataflow. A storage-aware compiler transforms this workflow, performs movement-aware logical mapping and fusion, and exposes I/O--compute overlap; a runtime completes the plan using execution-time information, asynchronously binding work to physical resources and managing device-resident state. Across 12 file-scanning, database, and machine learning workloads, Epic is 1.6× faster on average than the strongest of five prior ISC systems, while achieving 4.2× speedup on average and up to 16.1× over the corresponding host baselines, and reducing application-side code by up to 14× in our implementations.
Create a lesson
Related papers
Evaluating Positive Feedback Adiabatic Logic in 16nm FinFET with a Realistic Power-Clock
Franciszek Łukowski, Maciej Pyrzowski, Aida Todri-Sanial
Evaluation of Power-Clock Waveforms for Positive Feedback Adiabatic Logic in 16 nm FinFET Technology
Maciej Szymon Pyrzowski, Franciszek Łukowski, Aida Todri-Sanial
High-frequency Multispeculative Multiply-Accumulation Unit for Fused Posit Arithmetic
Mario Alonso, Miguel Ángel Sacristán, Guillermo Botella et al.
MiX: Micro-Inverted-Scaling for End-to-End Low-Bit Vision-Language Model Acceleration
Yuan Liao, Jae-sun Seo
MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
Dong Liu, Yanxuan Yu
Locus: A Framework for Exploring and Optimizing Point Addition Hardware for Zero-Knowledge Proofs
Gaurav Kuwar, Alhad Daftardar, Jianqiao Mo et al.