Design and Analysis of a 2D Vernier Structure
Hüsna Yildiz, Rick Helmer
Abstract
This paper presents the design and simulation of a 2D Vernier Time-to-Digital Converter (TDC) targeting less than 20 picosecond time resolution and 5-bit output resolution. The TDC comprises voltage-controlled delay buffers, NAND-based SR latches with reset functionality, and a calibration loop using a phase-frequency detector (PFD) and charge pump. The calibration loop dynamically adjusts delay mismatches to maintain consistent timing across process-voltage-temperature (PVT) corners, significantly improving linearity. Simulations show that the TDC achieves a resolution of 16.9 ps for tt corner and maintains DNL and INL below 0.5 LSB under all tested PVT conditions
Create a lesson
Related papers
Measurement of the free ion yield and estimate of the electron mobility of Trimethyl-Bismuth (TMBi)
B. Gerke, V. Hannen, S. Peters et al.
Beam Spill Structure Measurements at CEE Using the T0 Detector
Shuaike Lv, D. Hu, Dayu Yin et al.
CNN-based Position Reconstruction for the T0 Detector in the HIRFL-CSR External-target Experiment
Shuai-Ke Lv, D Hu, M Shao et al.
Application and Optimization of the GET Electronics System for Double-Sided Silicon Strip Detector Readout
Jiawei Bian, Zaihong Yang, Qite Li et al.
Cavity Characterization for the Princeton Axion Search
Nate Otto, Jianyang Fu, Joelle-Marie Begin et al.
First demonstration of 50\,ps four-dimensional vertex reconstruction with the Timepix4 beam telescope
David Bacher, Kazu Akiba, Martin van Beuzekom et al.