A polynomial-time heuristic for Circuit-SAT
Francesco Capasso
Abstract
In this paper is presented an heuristic that, in polynomial time and space in the input dimension, determines if a circuit describes a tautology or a contradiction. If the circuit is neither a tautology nor a contradiction, then the heuristic finds an assignment to the circuit inputs such that the circuit is satisfied.
Create a lesson
Related papers
Pseudodeterminism and MA != NPBPP in Communication Complexity
Thomas Watson
Group Isomorphism and the Polylogarithmic-Time Hierarchy: Depth-212 Circuits and Lower Bounds
Joshua A. Grochow, Gülce Kardeş, Michael Levet
Continuous Computational Social Choice: A Case Study in Bribery
Martin Koutecký, Nikolaos Melissinos, Tung Anh Vu et al.
Pseudorandom Functions in NC1 from LWE/LPN/CDH (Or: How to Build PRFs in NC1, Generically)
Youlong Ding, Aayush Jain, Ilan Komargodski
Parameterized Complexity of Lp-Lipschitz Constants for Input Convex Neural Networks and Lp-Norm Maximization over Zonotopes
Aritra Das, Vincent Froese, Moritz Grillo et al.
Exact CVP Is NP-Complete for Principal Cyclotomic Ideals
Jiaqi Liu, Yansong Feng, Yanbin Pan