Pixel Detectors
Norbert Wermes
Abstract
Pixel detectors for precise particle tracking in high energy physics have been developed to a level of maturity during the past decade. Three of the LHC detectors will use vertex detectors close to the interaction point based on the hybrid pixel technology which can be considered the state of the art in this field of instrumentation. A development period of almost 10 years has resulted in pixel detector modules which can stand the extreme rate and timing requirements as well as the very harsh radiation environment at the LHC without severe compromises in performance. From these developments a number of different applications have spun off, most notably for biomedical imaging. Beyond hybrid pixels, a number of monolithic or semi-monolithic developments, which do not require complicated hybridization but come as single sensor/IC entities, have appeared and are currently developed to greater maturity. Most advanced in terms of maturity are so called CMOS active pixels and DEPFET pixels. The present state in the construction of the hybrid pixel detectors for the LHC experiments together with some hybrid pixel detector spin-off is reviewed. In addition, new developments in monolithic or semi-monolithic pixel devices are summarized.
Create a lesson
Related papers
Frequency Synchronization Circuit Model for Analog Vector-Matrix Multiplication in the Frequency Domain
Taeju Lee, Scott T. Habermehl, Timothy W. Caplice et al.
A high-speed anamorphic pupil-conjugate slit spectrograph for rapid, self-luminous sources
Matthew Vayner, Kyle D. Gilroy
Toward Ionization Cluster Size Measurements with a Compact Nanodosimeter
Victor Merza, Aleksandr Bancer, Vladimir Bashkirov et al.
Development of a high-granularity, high-precision timing readout electronics system for large-area MRPC detectors
J. N. Tang, W. H. Wu, Y. Q. Tan et al.
Full-field fluorescence computed tomography (F3CT) using a calibrated virtual cone-beam pinhole geometry
Thomas Zillhardt, Yunhui Chen, Alexander Rack et al.
Migration of Belle II TOP Feature Extraction from the Zynq Processing System to PCIe40 Readout PCs
Harsh Purwar, Shahab Kohani, Vasily Shebalin et al.