A Self-Reconfigurable Computing Platform Hardware Architecture
Andreas Weisensee, Darran Nathan
Abstract
Field Programmable Gate Arrays (FPGAs) have recently been increasingly used for highly-parallel processing of compute intensive tasks. This paper introduces an FPGA hardware platform architecture that is PC-based, allows for fast reconfiguration over the PCI bus, and retains a simple physical hardware design. The design considerations are first discussed, then the resulting system architecture designed is illustrated. Finally, experimental results on the FPGA resources utilized for this design are presented.
Create a lesson
Related papers
Evaluating Positive Feedback Adiabatic Logic in 16nm FinFET with a Realistic Power-Clock
Franciszek Łukowski, Maciej Pyrzowski, Aida Todri-Sanial
Evaluation of Power-Clock Waveforms for Positive Feedback Adiabatic Logic in 16 nm FinFET Technology
Maciej Szymon Pyrzowski, Franciszek Łukowski, Aida Todri-Sanial
High-frequency Multispeculative Multiply-Accumulation Unit for Fused Posit Arithmetic
Mario Alonso, Miguel Ángel Sacristán, Guillermo Botella et al.
MiX: Micro-Inverted-Scaling for End-to-End Low-Bit Vision-Language Model Acceleration
Yuan Liao, Jae-sun Seo
MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
Dong Liu, Yanxuan Yu
Epic: Efficient Programming Paradigm for In-Storage Computing
Yuyue Wang, Zhenyu Zhang, Glenn Reinman et al.