FPGA Co-processor for the ALICE High Level Trigger
G. Grastveit, H. Helstrup, V. Lindenstruth, C. Loizides, D. Roehrich, B. Skaali, T. Steinbeck, R. Stock, H. Tilsner, K. Ullaland, A. Vestbo, T. Vik
Abstract
The High Level Trigger (HLT) of the ALICE experiment requires massive parallel computing. One of the main tasks of the HLT system is two-dimensional cluster finding on raw data of the Time Projection Chamber (TPC), which is the main data source of ALICE. To reduce the number of computing nodes needed in the HLT farm, FPGAs, which are an intrinsic part of the system, will be utilized for this task. VHDL code implementing the Fast Cluster Finder algorithm, has been written, a testbed for functional verification of the code has been developed, and the code has been synthesized
Create a lesson
Related papers
Mineral Detection of Neutrinos and Dark Matter 2026 Proceedings
Alexey Elykov, Patrick Stengel, Natsue Abe et al.
Commissioning and Performance of the Time-of-Flight Detector for the T2K Neutrino Oscillation Experiment
C. Alt, L. Amziane, N. Baudis et al.
Design and characterization of large-size monolithic layers of 3D-segmented plastic scintillator
Jon Berisha, Xingyu Zhao, Andrey Boyarintsev et al.
Proposing, never assigning: fair allocation of control-room shifts in experimental particle physics collaborations from ranked wishes under institutional quotas
Kamal Benslama
Terahertz Radar Inversion for Range-Resolved Solids Concentration Profiling in Gas--Solid Flows
Philip Kjaer Jepsen, Albert Monteith, Diana Carolina Guío-Pérez et al.
On the importance of cosmic-ray background in the Atomki anomaly
Hicham Benmansour, Gianluigi Boca, Gianluca Cavoto et al.